Refine Search

Search Results -

Terms	Documents
L2 same transfer\$4	16

Database:	US Pre-Grant Publication Full-Text Database US Patents Full-Text Database US OCR Full-Text Database EPO Abstracts Database JPO Abstracts Database Derwent World Patents Index IBM Technical Disclosure Bulletins		
Search:	L7	*	Refine Search
	Recall Text Clear		Interrupt

Search History

DATE: Tuesday, May 31, 2005 Printable Copy Create Case

Set Nam	<u>e Query</u>	Hit Count S	Set Name
side by sid	le		result set
DB=P	GPB,USPT,USOC; PLUR=YES; OP=OR		
<u>L7</u>	12 same transfer\$4	16	<u>L7</u>
DB=E	PAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR		
<u>L6</u>	11 or L4	0	<u>L6</u>
DB=P	GPB,USPT,USOC; PLUR=YES; OP=OR		
<u>L5</u>	11 or L4	6	<u>L5</u>
<u>L4</u>	L2 same (transfer\$4 near5 data)	6	<u>L4</u>
<u>L3</u>	L2 same (transfer\$4 near3 data)	6	<u>L3</u>
<u>L2</u>	"state machine" same mode same "real time"	115	<u>L2</u>
<u>L1</u>	"state machine" same mode same "real time" same bridge	: 1	<u>L1</u>

END OF SEARCH HISTORY

Freeform Search

Term:	or L4	
Term.		
	• •	nat: - Starting with Number 1
Generate: C	Hit List @ Hit Count C Side	by Side C Image

DATE: Tuesday, May 31, 2005 Printable Copy Create Case

Set Nam side by sid		Hit Count S	Set Name result set
DB=P	GPB,USPT,USOC; PLUR=YES; OP=OR		
<u>L5</u>	11 or L4	6	<u>L5</u>
<u>L4</u>	L2 same (transfer\$4 near5 data)	6	<u>L4</u>
<u>L3</u>	L2 same (transfer\$4 near3 data)	6	<u>L3</u>
<u>L2</u>	"state machine" same mode same "real time"	115	<u>L2</u>
<u>L1</u>	"state machine" same mode same "real time" same bridge	1	<u>L1</u>

END OF SEARCH HISTORY

Refine Search

Search Results -

Terms	Documents
L1 or L4	0

	US Pre-Grant Publication Full-Text Database US Patents Full-Text Database US OCR Full-Text Database	
Database:	EPO Abstracts Database JPO Abstracts Database Derwent World Patents Index IBM Technical Disclosure Bulletins	
Search:	L6	Refine Search
	Recali Text 🔷 Clear	Interrupt

Search History

DATE: Tuesday, May 31, 2005 Printable Copy Create Case

Set Name Query	Hit Count S	Set Name
side by side		result set
$DB=EPAB,JPAB,DWPI,TDBD;\ PLUR=YES;\ OP=OR$		
<u>L6</u> 11 or L4	0	<u>L6</u>
DB=PGPB, USPT, USOC; PLUR=YES; OP=OR		
<u>L5</u> 11 or L4	6	<u>L5</u>
<u>L4</u> L2 same (transfer\$4 near5 data)	6	<u>L4</u>
L3 L2 same (transfer\$4 near3 data)	6	<u>L3</u>
<u>L2</u> "state machine" same mode same "real time"	115	<u>L2</u>
L1 "state machine" same mode same "real time" same bridge	e 1	<u>L1</u>

END OF SEARCH HISTORY



Home | Login | Logical | Access information | Alerba | Sitemap | Halp

Welcome United States Patent and Trademark Office

BROWSE

SEARCH

HEE XPLORE GUIDE

SUPPORT

Search Results Results for "(state machine<in>metadata) <and> (real time<in>metadata) and bridge" ☑ e-mail 🚇 printer triendly Your search matched 7 of 1164322 documents. A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order. » View Session History » New Search Modify Search (state machine<in>metadata) <and> (real time<in>metadata) and bridge >> IEEE Journal or IEEE JNL Check to search only within this results set Magazine IEE Journal or IEE JNL Display Format: Citation Citation & Abstract Magazine IEEE Conference HERE CNF Proceeding Select Article information IEE Conference IEE CNF Proceeding IEEE Standard 1. Active objects: a paradigm for communications and event driven systems IEEE STD Caal, G.; Divin, A.; Petitpierre, C.; Global Telecommunications Conference, 1994. GLOBECOM '94. 'Communications: The Global Bridge'., IEEE 28 Nov.-2 Dec. 1994 Page(s):485 - 489 vol.1 AbstractPlus | Full Text: PDF(408 KB) KEEL CNF 2. A PC-DSP-based unified control system design for FACTS devices Zhang, L.; Yang, Z.; Chen, S.; Crow, M.L.; Power Engineering Society Winter Meeting, 2001. IEEE Volume 1, 28 Jan.-1 Feb. 2001 Page(s):252 - 257 vol.1 AbstractPlus | Full Text: PDF(676 KB) HEEE CNF 3. A CMOS 510 K-transistor single-chip token-ring LAN controller (TRC) compatible with IEEE802.5 MAC protocol Kanuma, A.; Yaguchi, T.; Tanaka, K.; Katsumata, E.; Fujimoto, K.; Miyazawa, Y.; Iida, S.I.; Yamamoto, T.; Solid-State Circuits, IEEE Journal of Volume 25, Issue 1, Feb. 1990 Page(s):132 - 141 AbstractPlus | Full Text: PDF(812 KB) | ISSES JNL. 4. An object oriented Petri net language for embedded system design Esser, R.: Software Technology and Engineering Practice, 1997. Proceedings., Eighth IEEE International Workshop on (incorporating Computer Aided Software Engineering] 14-18 July 1997 Page(s):216 - 223 AbstractPlus | Full Text: PDE(684 KB) IEEE CNF 5. Detection of response time failures of real-time software Pekilis, B.R.; Seviora, R.E.; PROCEEDINGS The Eighth International Symposium On Software Reliability Engineering 2-5 Nov. 1997 Page(s):38 - 47 AbstractPius | Full Text: PDF(896 KB) IEEE CNF 6. SpecTRM: a CAD system for digital automation ___ Leveson, N.G.; Reese, J.D.; Heimdahl, M.P.E.; Digital Avionics Systems Conference, 1998. Proceedings., 17th DASC. The AIAA/IEEE/SAE Volume 1, 31 Oct.-7 Nov. 1998 Page(s):B52/1 - B52/8 vol.1 AbstractPlus | Full Text: PDF(720 KB) IEEE CNF

Jesung Kim; Insup Lee;

27-30 May 2003 Page(s):160 - 168

7. Modular code generation from hybrid automata based on data dependency

Real-Time and Embedded Technology and Applications Symposium, 2003. Proceedings. The 9th IEEE

AbstractPlus | Full Text: PDF(435 KB) IEEE CNF



Help Contact Us Privacy & Security IEEE.org © Copyright 2005 IEEE - All Rights Reserved

AbstractPlus

Welcome United States Patent and Imdenmik Office

SHARCH

SROWSE

BOIDS BYONAX BISH

Home | Login | Logout | Access Information | Alarts | Starrago | Heis

SUPPORT

Ce-mail a putricer trienchy

View Search Results | Next Article *

Full Text: PDE (454 KB)

Access this document

Download this citation

Choose Citation

Download EndNote, ProCite, RefMan

» Learn More.

Recuest Permissions Rights & Permissions

» Learn More

Active objects: a paradigm for communications and event driven systems

Caal G. Divio. A. Petitpierre. C.

Lab. de Teleinf., Εcole Polytech. Federale de Lausanne, Switzerland;

This paper appears in: Global Telecommunications Conference, 1994. GLOBECOM '94. 'Communications: The Global Bridge'., IEEE Publication Date: 28 Nov.-2 Dec. 1994

On page(s): 485 - 489 vol.1

Meeting Date: 11/28/1994 - 12/02/1994

Location: San Francisco, CA

DOI: 10.1109/GLOCOM.1994.513568 INSPEC Accession Number:5079786

Posted online: 2002-08-06 19:17:55.0

paradigm, based on the concept of active objects, that provides a new way of designing event driven applications. The concurrent and objectmechanisms for data flow structuring, for the interaction between different events and for finite state machine design. This paper presents a Ourrent techniques for handling events, such as the "callback functions" approach, present some limitations to the development of network software, communication layered protocols, graphical interfaces for real-time applications and multimedia. These techniques lack the oriented capabilities of this approach make it particularly useful for facilitating the construction of complex event driven systems

index Terms

Inspec

Controlled Indexing

protocols concurrent capabilities data flow structuring discrete event simulation event driven systems finite state software object-oriented capabilities object-oriented languages object-oriented programming protocols real-time Clanquage C++ programming UNIX techniques Unix active objects caliback functions communication layered machine design graphical interfaces graphical user interfaces interrupts multimedia multiplexing network applications telecommunication.computing telecommunication.networks

Non-controlled Indexing

protocols concurrent capabilities data flow structuring discrete event simulation event driven systems finite state software object-oriented capabilities object-oriented languages object-oriented programming protocols real-time Clanguage C++ programming UNIX techniques Unix active objects caliback functions communication layered machine design graphical interfaces graphical user interfaces interrupts multimedia multiplexing network applications telecommunication computing telecommunication networks

Author Keywords

Not Available

Secure segret;

No references available on IEEE Xplore.

IEEEXplore# Active objects: a paradigm for communications and event driven systems

Citing Documents

No citing documents available on IEEE Xplore.

✓ Yiew Search Results | Next Article ▶

mindaged by

© Copyright 2008 (SSS - All Rights Reserved Help Contact Us Privacy & Security IEEE.org

5/31/05

Record Display Form

Page 1 of 1

First Hit...

Previous Doc

Next Doc

Go to Doc#

End of Result Set

Generate Collection

Print

L1: Entry 1 of 1

File: PGPB

Mar 17, 2005

PGPUB-DOCUMENT-NUMBER: 20050060479

PGPUB-FILING-TYPE: new

DOCUMENT-IDENTIFIER: US 20050060479 A1

TITLE: High speed and flexible control for bridge controllers

PUBLICATION-DATE: March 17, 2005

INVENTOR-INFORMATION:

NAME CITY STATE COUNTRY RULE-47 Deng, Brian Tse Richardson ΤX US Nie, Dinghui Richard Plano ΤX US Erickson, Joseph M. Frisco TX US

APPL-NO: 10/ 651524 [PALM] DATE FILED: August 29, 2003

INT-CL: [07] G06 F 13/36

US-CL-PUBLISHED: 710/306 US-CL-CURRENT: 710/306

REPRESENTATIVE-FIGURES: 2

ABSTRACT:

A bridge controller controls the data flow to/from a USB bus to/from an ATA/ATAPI drive, such as an ATA hard drive or ATAPI CD or DVD drive. The <u>bridge</u> controller has a <u>state machine</u> which receives the CBW in a background mode in real time as the packet is being transferred to the bridge controller. The state machine uses the CBW to set up the data transfer. The bridge controller also has a programmable processor which is coupled to the CBW once it is received in a buffer memory. The programmable processor makes changes in the set up of the receiving device for the transfer, if needed, and initiates the data transfer.

First Hit ... Previous Doc

oc Next Doc Go to Doc#

Generate Collection Print

File: PGPB

Mar 17, 2005

DOCUMENT-IDENTIFIER: US 20050060479 A1

TITLE: High speed and flexible control for bridge controllers

Abstract Paragraph:

L5: Entry 1 of 6

A <u>bridge</u> controller controls the data flow to/from a USB bus to/from an ATA/ATAPI drive, such as an ATA hard drive or ATAPI CD or DVD drive. The <u>bridge</u> controller has a <u>state machine</u> which receives the CBW in a background <u>mode in real time</u> as the packet is being transferred to the <u>bridge</u> controller. The <u>state machine</u> uses the CBW to set up the <u>data transfer</u>. The <u>bridge</u> controller also has a programmable processor which is coupled to the CBW once it is received in a buffer memory. The programmable processor makes changes in the set up of the receiving device for the <u>transfer</u>, if needed, and initiates the data transfer.

Summary of Invention Paragraph:

[0007] This and other objects and features of the invention are provided, in accordance with one aspect of the invention, by a <u>bridge</u> controller for <u>transferring data</u> between a data storage device and a data utilization device, the <u>bridge</u> controller receiving a command information packet for controlling the <u>data transfer</u>. A <u>state machine</u> receives command information in a background <u>mode in real time</u> as the packet is being transferred to the <u>bridge</u> controller, the <u>state machine</u> utilizing the command information to set up the receiving device for the <u>data transfer</u>. A programmable processor is coupled to the command information packet after the packet has been received, the processor making changes to the set up of the receiving device for the transfer, if needed, and then initiating the data transfer.

Summary of Invention Paragraph:

[0008] Another aspect of the invention includes a USB to ATA/ATAPI <u>bridge</u>. A physical layer receives serial command data from the USB bus and converts the data to a parallel format. A <u>transfer controller receives the parallel data and transfers the data</u> to a buffer memory. A <u>state machine</u> operating in background <u>mode</u> on the parallel <u>data flowing through the transfer</u> controller in <u>real time</u> sets up the ATA or ATAPI device for a <u>data transfer</u>. A programmable processor is coupled to the buffer memory and being interrupted after all command information has been received, to individually alter any set up data for the ATA or ATAPI device that is needed, and then initiates the data <u>transfer</u>.

Summary of Invention Paragraph:

[0009] A third aspect of the invention comprises a method of operating a USB to ATA or ATAPI bridge. Command data is transferred from a data utilization device via a USB bus through a data transfer device to a buffer memory. A state machine is operated in a background mode using data flowing through the data transfer device in real time to extract set up data and store the data in the required command-related registers to set up a data transfer. A programmable processor utilizes the data stored in the buffer memory to individually alter the command-related data for the ATA or ATAPI device that is needed. The data transfer is then initiated.

Detail Description Paragraph:

[0019] The first state in the state machine is the idle state labeled "CBW_IDLE". This state is an idle state waiting for the output data packet address to this node and the acquisition of data in real time as it is being transferred to the bridge controller takes place. If this data acquisition mode is enabled by the signal, labeled the "snoop" CBW enable in block 301, the state machine receives the first data packet and looks at the first data quadlet in block 302 to see if it matches the dCBWSignature. In this example, the signature would be "0x43425355" which is the ASCII code "CBSU" which means a USB mass storage class command. If this first data quadlet matches the signature, the machine goes to the state "WAIT_TAG". If the data does not match the signature, the state machine will ignore this bit packet and go to the state "WAIT_EOT" to wait for end of the transaction at block 354.

CLAIMS:

- 1. A <u>bridge</u> controller for <u>transferring data</u> between a data storage device and a data utilization device, the <u>bridge</u> controller receiving a command information packet for controlling the <u>data transfer</u>, comprising: a <u>state machine</u> receiving command information in a background <u>mode in real time</u> as the packet is being transferred to the <u>bridge</u> controller, the <u>state machine</u> utilizing the command information to set up the receiving device for the <u>data transfer</u>; and a programmable processor coupled to the command information packet after the packet has been received, the processor making changes to the set up of the receiving device for the <u>transfer</u>, if needed, and then initiating the data transfer.
- 11. A USB to ATA/ATAPI <u>bridge</u> comprising: a physical layer receiving serial command data from the USB bus and converting the data to a parallel format; a <u>transfer controller receiving the parallel data for transferring the data</u> to a buffer memory; a <u>state machine</u> operating in background <u>mode</u> on the parallel <u>data flowing through the transfer</u> controller in <u>real time</u> to set up the ATA or ATAPI device for a <u>data transfer</u>; and a programmable processor coupled to the buffer memory and being interrupted after all command information has been received, to individually alter any set up data for the ATA or ATAPI device that is needed, and then initiating the <u>data transfer</u>.
- 19. A method of operating a USB to ATA or ATAPI <u>bridge</u> comprising: <u>transferring command data</u> from a data utilization device via a USB bus through a <u>data transfer</u> device to a buffer memory; operating a <u>state machine</u> in a background <u>mode</u> using <u>data flowing through the data transfer</u> device in <u>real time</u> to extract set up data and store the <u>data to set up a data transfer</u>; operating a programmable processor utilizing the data stored in the buffer memory to individually alter the command-related data for the ATA or ATAPI device that is needed; and initiating the <u>data transfer</u>.

IEEEXplore# Active objects: a paradigm for communications and event driven systems

SAbstractPlus

Welcome United States Patent and Irademark Office

SROWSE

SEARCH

BOIDS ESONAX BBB

Home | Legin | Legaut | Access information | Alerts | Sitemap | Help

SUPPORT

De-mail 🖺 printer triendly

Access this document

View Search Results | Next Article >

Full Text: PDE (454 KB)

Download this citation

Choose Citation

Download EndNote, ProCite, RefMan

» Learn More

Rights & Permissions

Recuest Permissions

» Learn More

Active objects: a paradigm for communications and event driven systems

Caal G. Divio. A. Petitoierre. C.

Lab. de Teleinf., Ecole Polytech. Federale de Lausanne, Switzerland;

This paper appears in: Global Telecommunications Conference, 1994, GLOBECOM '94, 'Communications: The Global Bridge'., IEEE Publication Date: 28 Nov.-2 Dec. 1994

On page(s): 485 - 489 vol.1

Meeting Date: 11/28/1994 - 12/02/1994

Location: San Francisco, CA

INSPEC Accession Number:5079786

DOI: 10.1109/GLOCOM.1994.513568 Posted online: 2002-08-06 19:17:55.0

Abstract

paradigm, based on the concept of active objects, that provides a new way of designing event driven applications. The concurrent and objectmechanisms for data flow structuring, for the interaction between different events and for finite state machine design. This paper presents a Current techniques for handling events, such as the "callback functions" approach, present some limitations to the development of network software, communication layered protocols, graphical interfaces for real-time applications and multimedia. These techniques lack the oriented capabilities of this approach make it particularly useful for facilitating the construction of complex event driven systems

index Terms Inspec

Controlled Indexing

software object-oriented capabilities object-oriented languages object-oriented programming protocols real-time protocols concurrent capabilities data flow structuring discrete event simulation event driven systems finite state Clanguage C++ programming UNiX techniques Unix active objects caliback functions communication layered machine design graphical interfaces, straphical user interfaces interrupts multimedia multiplexing network applications telecommunication.computing telecommunication.networks

Non-controlled Indexing

protocols concurrent capabilities data flow structuring discrete event simulation event driven systems finite state software object-oriented capabilities object-oriented languages object-oriented programming protocols real-time Clanguage C++ programming UNIX techniques Unix active objects caliback functions communication layered machine design graphical interfaces graphical user interfaces interrupts multimedia multiplexing network applications telecommunication computing telecommunication networks

Author Keywords

Not Available

References

No references available on IEEE Xplore,

1

Citing Documents

No citing documents available on IEEE Xplore.

* View Search Results | Next Article

Minspec &

Help Contact Us Privacy & Security IEEE.org

के Copyright 2015 मंदिरहा -- All Algabs Beserved

5/31/05

Hit List

Clear Generate Collection Print Fwd Refs Bkwd Refs Generate OACS

Search Results - Record(s) 1 through 6 of 6 returned.

1. Document ID: US 20050060479 A1

L5: Entry 1 of 6 File: PGPB Mar 17, 2005

PGPUB-DOCUMENT-NUMBER: 20050060479

PGPUB-FILING-TYPE: new

DOCUMENT-IDENTIFIER: US 20050060479 A1

TITLE: High speed and flexible control for bridge controllers

PUBLICATION-DATE: March 17, 2005

INVENTOR-INFORMATION:

NAME CITY STATE COUNTRY RULE-47
Deng, Brian Tse Richardson TX US

Nie, Dinghui Richard Plano TX US Erickson, Joseph M. Frisco TX US

US-CL-CURRENT: 710/306

Full Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KIME	Draw Desc	Image

2. Document ID: US 6564339 B1

L5: Entry 2 of 6 File: USPT May 13, 2003

US-PAT-NO: 6564339

DOCUMENT-IDENTIFIER: US 6564339 B1

TITLE: Emulation suspension mode handling multiple stops and starts

3. Document ID: US 6553513 B1	Full Title Citation Front Review	Classification Date Reference	Claims KOMC Draw Desc Ima
7 Document ID: US 6553513 B1			
3 Document ID: US 6553513 B1			
		//////////////////////////////////////	······································
			······································

US-PAT-NO: 6553513

DOCUMENT-IDENTIFIER: US 6553513 B1

TITLE: Emulation suspend mode with differing response to differing classes of interrupts

Full	Title	Citation	Front	Review	Classification	Date	Reference		Drawi Deso	Image

4. Document ID: US 6081885 A

L5: Entry 4 of 6

File: USPT

Jun 27, 2000

May 16, 2000

Oct 19, 1999

US-PAT-NO: 6081885

DOCUMENT-IDENTIFIER: US 6081885 A

TITLE: Method and apparatus for halting a processor and providing state visibility on a

pipeline phase basis

Full Title Citation Front Review Classification Date Reference Claims RMC Draw Desc Image

US-PAT-NO: 6065106

L5: Entry 5 of 6

DOCUMENT-IDENTIFIER: US 6065106 A

TITLE: Resuming normal execution by restoring without refetching instructions in multi-word

File: USPT

instruction register interrupted by debug instructions loading and processing

Full Title Citation Front Review Classification Date Reference Claims KMC Draws Desc Image

US-PAT-NO: 5970241

DOCUMENT-IDENTIFIER: US 5970241 A

L5: Entry 6 of 6

TITLE: Maintaining synchronism between a processor pipeline and subsystem pipelines during

File: USPT

debugging of a data processing system

Full Title Citation Front Review	Classification Date Reference Claims KMC Draw Des
Charles Committee Committe	ction Print Fwd Refs Bkwd Refs Generate OACS
Clear Generate Colle	ction Print Fwd Refs Bkwd Refs Generate OACS
Generate Conf	ction Frint Fwo Kels Skwd Hels Generate CACS
Terms	Documents Skwd Reis Generate OACS

Display Format: - Change Format

Previous Page Next Page Go to Doc#

Record Display Form

Page 1 of 1

First Hit ...

Previous Doc

Next Doc

Go to Doc#

Generate Collection

Print

L7: Entry 2 of 16

File: PGPB

Feb 19, 2004

PGPUB-DOCUMENT-NUMBER: 20040034822

PGPUB-FILING-TYPE: new

DOCUMENT-IDENTIFIER: US 20040034822 A1

TITLE: Implementing a scalable, dynamic, fault-tolerant, multicast based file transfer and

asynchronous file replication protocol

PUBLICATION-DATE: February 19, 2004

INVENTOR-INFORMATION:

NAME CITY STATE COUNTRY RULE-47

Marchand, Benoit Montreal CA

APPL-NO: 10/ 445145 [PALM]
DATE FILED: May 23, 2003

FOREIGN-APPL-PRIORITY-DATA:

COUNTRY APPL-NO DOC-ID APPL-DATE

EP EP 02011310.6 2002EP-EP 02011310.6 May 23, 2002

INT-CL: $[07] \underline{G01} \underline{R} \underline{31/28}$

US-CL-PUBLISHED: 714/712 US-CL-CURRENT: 714/712

REPRESENTATIVE-FIGURES: 2

ABSTRACT:

Apparatus and method to improve the speed, scalability, robustness and dynamism of multicast data transfers to remote computers. Many Grid Computing applications, such as Genomics, Proteomics, Seismic, Risk Management, etc., require a priori transfer of sets of files or other data to remote computers prior to processing taking place. Existing multicast and data transfer protocols are static and can not guarantee that all nodes will contain a copy of the replicated data or files. The fully distributed data transfer and data replication protocol of the invention permits transfers which minimize processing requirements on master transfer nodes by spreading work across the network. The result is higher scalability than current centralized protocols, more dynamism and allows fault-tolerance by distribution of functionality. The ability to distribute the protocol is simplified through our innovative symmetric-connectionless data transfer protocol.

First Hit . Fwd Refs

Previous Doc Next Doc Go to Doc#

Generate Collection Print

L7: Entry 11 of 16

File: USPT

Feb 15, 2000

DOCUMENT-IDENTIFIER: US 6026467 A

TITLE: Content-addressable memory implemented with a memory management unit

Brief Summary Text (5):

A CAM makes it possible to handle list searches and data translation as embedded functions within a system. The combination of a CAM and a <u>state machine</u> creates an economical controller for <u>real-time</u> processes that need to perform look-ups, data translations, and entry maintenance in sparsely populated tables—ones with few entries compared to the address space required for direct table look-up. For example, an asynchronous <u>transfer mode</u> (ATM) switch must search internal tables that hold the necessary information for each connection that routes through the switch. The index to these tables is the virtual-path identifier (VPI) for the VPI/virtual channel identifier (VCI) combination from the header of an incoming data cell. The switch uses this information to look up the VPI and VCI for the outgoing link, the internal path through the switch to the correct output port, billing rates, traffic-flow parameters, flags for any special functions, etc. A CAM is particularly suited for such an application.

First Hit Fwd Refs

Previous Doc Next Doc Go to Doc#

Generate Collection

L7: Entry 9 of 16

File: USPT

Print

May 16, 2000

DOCUMENT-IDENTIFIER: US 6065106 A

TITLE: Resuming normal execution by restoring without refetching instructions in multi-word instruction register interrupted by debug instructions loading and processing

Detailed Description Paragraph Table (74):

TABLE 45

MTAP Status
STRAP Strap Device

Mode. This bit is set from the ECR's device mode bits. When set it indicates the megamodule is in strap mode. This bit will be used to determine if the mode is switched unexpectedly (from emulation or test to strap). TCLK.sub.-- SEL Test Clock Selected. This bit, when one, indicates the test clock (TCLK) has been switched to by all unlocked domains. When TCLK is enabled the unlocked Domains are ready to perform data scans at the TLCK rate (scan clock switching is described later) and/or are running their functional clock at the TCLK rate. The state of the TCLK.sub. -- SEL status bit is latched and not modified until the clock switch is complete (SWINPROG inactive). IRBUSY Instruction Register Busy. This bit indicates the JTAG interface is busy with another operation (see section 10.2.4 for more information). Since the JTAG IR is shadowed the IR can be scanned (SHIFT.sub.-- IR) but cannot be updated (UPDATE.sub.-- IR) until the IRBUSY bit is clear. This bit is in the logic zero state after the JTAG TLR state and will remain a zero until a MTAP command is issued. SYNC.sub.-- ERR Sync Scan Error. This bit indicates that a data scan was attempted when MTAP 305 module was in a state that the scan could not be started. The scan is aborted and clocks not switched. This bit blocks both scan and CSM stimulus. This status bit is cleared by locking the ECR DONE.sub. -- TGLE Done Toggle. This status bit indicates CPU.sub.-- DONE has gone from inactive to active since the last IR Stop Status scan. The rising edge of the CPU.sub.-- DONE signal is captured by the DONE.sub.--TGLE SRL. If Stop Status is selected the DONE.sub. -- TGLE signal is loaded into the IR shift register during the CAPTURE.sub. -- IR JTAG state and cleared. RST.sub. -- TGLE Reset Toggle. This status bit indicates RST.sub.-- TKN has gone from inactive to active since the last IR Error Status scan. The rising edge of the RST.sub.-- TKN signal is captured by the RST.sub.--TGLE SRL. If Error Status is selected the RST.sub.-- TGLE signal is loaded into the IR shift register during the CAPTURE.sub. -- IR JTAG state and the RST.sub. -- TGLE SRL is cleared. MINT.sub.-- TGLE Message Interrupt Toggle. This status bit indicates MINT.sub.-- TKN has gone from inactive to active since the last IR Real Time Status scan. The rising edge of the MINT.sub.-- TKN signal is captured by the MINT.sub.-- TGLE SRL. If Real Time Status is selected the MINT.sub.-- TGLE signal is loaded into the IR shift register during the CAPTURE.sub.-- IR JTAG state and the MINT.sub.-- TGLE SRL is cleared. AINT.sub.-- TGLE Analysis Interrupt Toggle. This status bit indicates AINT.sub.-- TKN has gone from inactive to active since the last IR Real Time Status scan. The rising edge of the AINT.sub.-- TKN signal is captured by the AINT.sub.-- TGLE SRL. If Real Time Status is selected the AINT.sub.-- TGLE signal is loaded into the IR shift register during the CAPTURE.sub.-- IR JTAG state and the AINT.sub.-- TGLE SRL is cleared. MSGSW.sub. -- TGLE Message Switch Toggle. This status bit indicates MSGSW has gone from inactive to active since the last IR Real Time Status scan. The rising edge of the MSGSE signal is captured by the MSGSW.sub.-- TGLE SRL. If Real Time Status is selected the MSGSW.sub.-- TGLE signal is loaded into the IR shift register during the CAPTURE.sub.-- IR JTAG state and the MSGSW.sub.-- TGLE SRL is cleared. STRY.sub.-- TGLE Stream Ready Error Toggle. The STRY.sub.-- TGLE SRL may only be set if the previous JTAG command was the SDAT.sub.-- STRM command. The STRY.sub.-- TGLE SRL is set if CPU.sub.-- DONE is not active on the rising edge of MTAP Counter's XFER.sub. -- DATA signal. This condition indicates the previous ld/st did not advance prior to the next data ${
m transfer}$ to or from the CPU's EDDATAl register. If Emulation Error Status is selected the STRY.sub.-- TGLE signal is loaded into the IR shift register during the CAPTURE.sub.-- IR JTAG state and the STRY.sub.-- TGLE SRL is cleared. STSW.sub.--TGLE Stream Switch Error Toggle. The STSW.sub. -- TGLE SRL may only be set if the previous JTAG command was the SDAT.sub.-- STRM command. The STSW.sub.-- TGLE SRL is set if the MPSD code in the ECR's TERM field is not driving the MPSD bus on the rising edge of MTAP Counter's

XFER.sub,-- DATA signal. This condition indicates that UCLK is running two slow in relationship to TCLK to support the data streaming function. If Emulation Error Status is selected the STSW.sub.-- TGLE signal is loaded into the IR shift register during the CAPTURE.sub.-- IR JTAG state and the STSW.sub.-- TGLE SRL is cleared. CSM.sub.-- EXE CSM EXE State. Code state machine EXE state bit (1 if EXE state applied to output of CSM). See Figure 37 for more information. CSM.sub.-- LOCK CSM Lock State. Code state machine LOCK state bit. See Figure 37 for more information. C1, C0, Ce CSM Output. This field is the CSM MPSD code applied to the DTPs. See Figure 37 for more information.

First Hit ...

Previous Doc

Next Doc

Go to Doc#

Generate Collection

Print

L7: Entry 2 of 16

File: PGPB

Feb 19, 2004

DOCUMENT-IDENTIFIER: US 20040034822 A1

TITLE: Implementing a scalable, dynamic, fault-tolerant, multicast based file transfer and

asynchronous file replication protocol

Detail Description Paragraph:

[0050] FIGS. 4 through 10 show the finite state machines used to implement the multicast/broadcast file transfer and file replication protocols for the user interface, file transfer master and file transfer slave processes and their related sub-processes. The mode of operation can allow multiple concurrent multicast/broadcast file transfers and overlapping of multicast/broadcast file transfer, transfer error recovery and file replication phases. Fault-tolerance, scalability and dynamism are achieved through real-time peer selection and communication persistence.

First Hit

Previous Doc

Next Doc

Go to Doc#

Generate Collection

Print

L7: Entry 2 of 16

File: PGPB

Feb 19, 2004

PGPUB-DOCUMENT-NUMBER: 20040034822

PGPUB-FILING-TYPE: new

DOCUMENT-IDENTIFIER: US 20040034822 A1

TITLE: Implementing a scalable, dynamic, fault-tolerant, multicast based file transfer and

asynchronous file replication protocol

PUBLICATION-DATE: February 19, 2004

INVENTOR-INFORMATION:

NAME CITY STATE COUNTRY RULE-47

Marchand, Benoit Montreal CA

APPL-NO: 10/ 445145 [PALM]
DATE FILED: May 23, 2003

FOREIGN-APPL-PRIORITY-DATA:

COUNTRY APPL-NO DOC-ID APPL-DATE

EP EP 02011310.6 2002EP-EP 02011310.6 May 23, 2002


INT-CL: [07] G01 R 31/28

US-CL-PUBLISHED: 714/712 US-CL-CURRENT: 714/712

REPRESENTATIVE-FIGURES: 2

ABSTRACT:


Apparatus and method to improve the speed, scalability, robustness and dynamism of multicast data transfers to remote computers. Many Grid Computing applications, such as Genomics, Proteomics, Seismic, Risk Management, etc., require a priori transfer of sets of files or other data to remote computers prior to processing taking place. Existing multicast and data transfer protocols are static and can not guarantee that all nodes will contain a copy of the replicated data or files. The fully distributed data transfer and data replication protocol of the invention permits transfers which minimize processing requirements on master transfer nodes by spreading work across the network. The result is higher scalability than current centralized protocols, more dynamism and allows fault-tolerance by distribution of functionality. The ability to distribute the protocol is simplified through our innovative symmetric-connectionless data transfer protocol.




	L5: (23) 4 and (proc. US 570) 450 i. Lach's Dock to As Formatic SEC is s Window Help	_8
S-PAT-NO:	5701450	
OCUMENT-IDENTI	IFIER: US 5701450 A	
ITLS:	System including ATA sequencer microprocessor which executes sequencer instructions to handle plurality of real-time events allowing to perform all operations without local microprocessor intervention	
KMIC		
Upon command emory are para ithin the cont o properly wri ead from the m ost memory, an	Text - 35TX (8): I from the host processor, data to or from the host computer Itlel transferred over an 8 or 16 line bus to <u>kuffer memory</u> roller. The controller then performs all operations necessary te the data to, or read data from the hard disc media. Data media is stored in the controller buffer pending transfer to the id data transferred from the host memory is stored in the er before being written to the storage media.	
Sequencer co	iption Text - DETX (75); infiguration registers 76 configure data transfer modes for the state machine 74, including DMA mode; multiple mode, auto-write or 16-bit mode	

	- L5: (23) (4 and (proc.) US 5701458 A Lac S Dac 1972: Second (994) ools Window Help	_ [8]
US-PAT-NO:	5701450	
DOCUMENT-IDEN	WTIFIER:: US-5701450:A	
TITUE:	System including ATA sequencer microprocessor which executes sequencer instructions to handle plurality of real-time events allowing to perform all operations without local microprocessor intervention	
KA	NIC:	
Upon comma memory are pa within the co to properly a read from the host memory,	ry Text - BSTX (8): and from the host processor, data to or from the host computer arallel transferred over an 8 or 16 line bus to buffer memory outroller. The controller then performs all operations necessary write the data to, or read data from, the hard disc media. Data e media is stored in the controller buffer pending transfer to the and data transferred from the host memory is stored in the iffer before being written to the storage media.	
Sequencer data transfer	scription Text - DETX (75): configuration registers 76 configure data transfer modes for the r state washing 74, including DMA mode, multiple mode, auto-write oft or 16-bit mode.	

.






Normally the transmission is in a first-try mode and the transmit request flag is set by the transmit buffer control state matchine 116 (discussed below). If the BIU is not in a diagnostic mode and if the BIU is not expected to transmit data during a current bus cycle, the Transmit Packet Control Register is incremented, and the arbitration request flag is set. Once the arbitration request flag has been set, the BIU waits for a transmit ready flag to be set, or for NOT TXRDY to go low. (NOT TXRDY, shown in FIG. 14, indicates whether the BIU has wen arbitration.) When the transmit ready flag is set, or when NOT TXRDY goes low, the arbitration register flag is cleared and the BIU waits for the data timing for the beginning of the status cycle shown in the data timing diagram of FIG. 2. The DTP line will drop low upon termination of data transmitted by another node. Once the DTP line goes low, one byte of the data packet is transferred to the fishemic data register 120 (FIG. 8). The check sum accumulator register is then updated, and the length of the data packet is written into a length field register L. The transmit ready flag is then cleared and the NOT TXRDY line of the BIU interface is set inactive. The BIU then waits 1.25 microseconds to ensure that the BIU is in the middle of the status cycle before the BIU sets transmit enable (TXEN), receive enable (NOT RXEN), and transmit clock (SCIK). After these lines are set, the BIU waits 250 nanoseconds to ensure that the status cycle is complete before the BIU sets the data transmission line, DTX, high, thereby driving the DT* line low. By setting the DT* line low, the BIU directs all other nodes that are waiting to arbitrate to start their arbitration schemes, and to start receiving data which is clocked out of the transmit data register 120 by a 4 megahertz system clock SCIK. Upon the initial transmission of data, a 3.75 microsecond arbitration timer and a jabber timer are initiated.

Detailed Description Text - DETX (87):

The transmitter assue magnine lis controls, via transmitter buffer control lines 118, which buffer 100 or 102 is active or inactive, and which register 110 or 112 is active or inactive. When a transmitter packet buffer 100 or 102 is filled and is in the active mode, the buffer is sequentially read out (starting with the length byte L) until all the data stored in it has been clocked (byte-wide, serial) through a transmitter data register 120 by means of a transmitter clock signal 122 (4 MHz). The BIU control logic 106 then updates the status of the active transmitter status register. If the data transfer is successful, and the inactive transmitter package buffer is full, the transmitter status means the active register 110 or 112 and the



US-PAT-NO:

4434194

DOCUMENT-IDENTIFIER: US:4494194 A

line support processor for data transfer system

---- KMIC -----

Brief Summary Text - BSTX (il):

An I/O subsystem designated as a Line Support Processor (LSP-Data Link Processor) can support up to 16 data-comm lines to remote data sets or data terminals for the transfer of data between a main host computer and multiple numbers of remote terminals. The LSP operates in a specialized environment where the LSP receives I/O commands and task-identifying Data Link words for execution and returns Result/Descriptor words back to the host to indicate completion/incompletion of each assigned task. The LSP is organized with slide-in cards in a Base Module which provide (a) a plurality of Line Adapters one for each data comm line) where each line Adapter includes a buffer memory, (b) a processor unit called a universal input/output (UIO) State Machine for executing I/O commands from the Host, and (c) a Data Link Interface Unit which connects the LSP to the Host Computer and provides logic for selection of desired Line Adapters and specific components thereon such as buffer memories. timers, USARTs or Bit-Oriented Controllers:

Detailed Description Text - DETX (304):

In FIG. 10, address lines from the State Machine Processor 600 (MADDRnn) connect to a comparator 100. sub.c and also to the RAM buffer 550. sub.m. . A chip connect to a comparator 100.500.c and also to the RAM butter 550.500.m. A Chip select signal CS/ is activated to the huffer memory 550.500.m by means of logic signals from the Comparator 100.500.c and the Designate Flip-Flop (DESF). A unique jumper bit provides input to the Designate Flip-Flop from the I/O bus 10 in order to particularly identify any given selected buffer memory in the system. The particular bit line of the I/O bus 10, which is to be chosen, is set by the State Machine Microprocessor 600, FIG. 6.

Detailed Description Text - DETX (591)

A GET with an external register address value of "01101" will cause the Neva Transfer Counter value to be driven onto the I/O bus. The counter is used to keep track of how many words have been transferred to or from the Rost. The Sequencer (FIG. 8) uses this counter to determine when the FIFO is either full (as in the case of Rost writes), when the FIFO is empty (as in the case of Rost reads), or partially empty. This then tells the Sequencer to exit the burst mode and to change status, indicating to the Host that the LPW longitudinal parity word is next, then disconnect. The State Machine Processor uses the counter value in the recalculation of the LPW when the Host terminates early in either Host reads or writes. The State Machine Processor gets the counter value and uses that value to determine how many words were sent so that it can do its recalculation.

Edit Yiew Tools W US-PAT-NO:		
DOCUMENT-IDENTIFIER	5701450 X: US-5701450 A	
Titus:	System including ATA sequencer microprocessor which executes sequencer instructions to handle plurality of real-time events allowing to perform all operations without local microprocessor intervention	
KMIC		
memory are parallel within the controll to properly write t read from the media nost memory, and da	- BSTX (8): om the host processor, data to or from the host computer transferred over an 8 or 16 line bus to buffer mamory er. The controller then performs all operations necessary the data to, or read data from, the hard disc media. Data is stored in the controller buffer pending transfer to the tota transferred from the host memory is stored in the sefore being written to the storage media.	
Detailed Descripti	on Text - DETX (75): puration registers 75 configure data transfer modes for the machine 74, including DMA mode, multiple mode, auto-write	
Detailed Descripti Sequencer config lata transfer state	on Text - DETX (75): puration registers 75 configure data transfer modes for the machine 74, including DMA mode, multiple mode, auto-write	
Detailed Descripti Sequencer config lata transfer state	on Text - DETX (75): puration registers 75 configure data transfer modes for the machine 74, including DMA mode, multiple mode, auto-write	
Detailed Descripti Sequencer config ata transfer state	on Text - DETX (75): puration registers 75 configure data transfer modes for the machine 74, including DMA mode, multiple mode, auto-write	
Detailed Descripti Sequencer config Wate transfer state	on Text - DETX (75): puration registers 75 configure data transfer modes for the machine 74, including DMA mode, multiple mode, auto-write	
Detailed Descripti Sequencer config Wate transfer state	on Text - DETX (75): puration registers 75 configure data transfer modes for the machine 74, including DMA mode, multiple mode, auto-write	
Detailed Descripti Sequencer config lata transfer state	on Text - DETX (75): puration registers 75 configure data transfer modes for the machine 74, including DMA mode, multiple mode, auto-write	

